Chip lead
BangaloreSiliconAuto India
...stages: RTL freeze, synthesis, place & route, static timing analysis, and DFT. Drive IP integration, clocking strategy, power domain definition Cross-Functional Collaboration Identify and mitigate design and schedule risks Engage with external IP vendors, EDA tool providers Education/Qualification Required - [...]
Category Fashion & Arts
3 days ago in Labor24