Formal verification engineer - cadence jaspergold
BangaloreMaimsD Technology
...with design, simulation, and architecture teams.Key Responsibilities : - Lead and execute formal verification of complex RTL designs using Cadence JasperGold- Develop and maintain SystemVerilog Assertions (SVA) to validate functional correctness and design intent- Apply formal verification methodologies [...]
Category IT & Telecommunications