Design verification engineer, ssg
BengaluruADCI - BLR 14 SEZ
...by working with design engineers and architects Create and enhance constrained-random verification environments using SystemVerilog and UVM Identify and write all types of coverage measures for stimulus and corner-cases. Debug tests with design engineers to deliver functionally correct design blocks. Close [...]
Category Fashion & Arts