Principal electrical engineer (dv)
Karnataka
...a dedicated team of engineers, using the latest verification practices, to verify the digital design intent of our SOCs at the block and system level.:Engage early in the verification process to understand the verification requirements and participate in UVM or SystemVerilog testbench development.Required Experience and [...]
Category Electronics
2 days ago in TipTopJob