Formal verification engineer
KarnatakaMediaTek
...3-10 years of experience with formal verification ASIC design. Experience writing formal properties using System Verilog Assertions (SVA). Experience with EDA tools (e.g., Jasper Gold, Questa Formal, VC Formal Preferred qualifications: Master's degree or Ph D in Electrical Engineering or [...]
Category IT & Telecommunications