Principal design verification engineer: ucie focused
BangaloreTsavorite Scalable Intelligence
...plans to match the Architecture and micro-architecture. Develop the verification environment and reusable bus functional models, stimulus, checkers, assertions, trackers, and coverage metrics. Create verification plans and develop testbenches tailored to assigned IP/Sub-system or functional domain. Execute [...]
Category Education, Training, & Library