Design verification engineer - system verilog
BangaloreRecruitment Firm
...ensure comprehensive coverage.- Testbench Development : Design and implement robust, reusable verification components (VIPs) and simulation environments using SystemVerilog and UVM.- Verification Execution : Run simulations, debug failures, and verify RTL functionality against specifications.- Coverage & Closure : Define and [...]
Category Fashion & Arts