Senior staff asic design engineer
BangaloreAxiado Corporation
...synthesis, timing closure, and documentation of various RTL blocks; Top-level and block-level performance, bandwidth, and power optimization; Work with FPGA engineers to perform early prototyping; and Support test program development, chip validation, and chip life until production maturity. Collaboration with firmware, [...]
Category IT & Telecommunications
15 days ago in Labor24