Lead design verification ddr engineer
Gtb NagerCadence System Design And Analysis
...UVM and System Verilog coding experience and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage. [...]
Category Fashion & Arts