Design verification- sr. manager design engineering
KarnatakaTessolve
... and able to address the verification challenges in the context of the IP, Subsystem, and overall system, using simulation and formal verification and actively participate in supporting the debug at IP or So C Level. Technical Skillset Required: · IP verification Using SV/UVM · SOC [...]
Category Fashion & Arts / Sector Graphics, Creativity and Design