Principal chip designer
KarnatakaSiliconAuto India
...& route, static timing analysis, and DFT. Drive IP integration, clocking strategy, power domain definition Cross-Functional Collaboration Identify and mitigate design and schedule risks Engage with external IP vendors, EDA tool providers Education/Qualification Required - Bachelor’s in Electrical Engineering, [...]
Category Fashion & Arts
5 days ago in Labor24