Design verification engineer- ddr
KarnatakaMediaTek
...Subsystem. Create and maintain testbenches, test cases, and verification environments using System verilog and UVM methodology. Perform functional verification of RTL designs, including simulation, debugging, and coverage analysis. Collaborate with design engineers to understand design specifications and requirements for IP and [...]
Category IT & Telecommunications
22 days ago in Labor24