Principal design verification engineer: ucie focused
BangaloreTsavorite Scalable Intelligence
...testplan development, env development, checker/scoreboard development, test execution and analysis at sub-system, chiplet and multi-chiplet level Roles And Responsibilities Partner with Architects and RTL Design team to grasp high-level system requirements and specifications. Formulate comprehensive test and coverage plans to [...]
Category Education, Training, & Library