Rtl release principal design engineer
KarnatakaCadence System Design And Analysis
...Support Memory PHY and controller SOC integration reviews and integration questions Perform RTL and gate level simulations to verify functionality Assist customers with gate level simulations and timing closure Participate in development of Cadence documentation and checklists for customers Support post-silicon bring up and [...]
Category IT & Telecommunications