Principal electrical engineer (dv)
Karnataka
...years (PhD) of relevant industry experience:Expertise in developing testbenches using System Verilog and UVM:Experience using directed and constrained:random test methodologies, coverage closure and gate:level simulations:Strong object:oriented programming knowledge using SystemVerilog:Strong problem:solving and debug skills [...]
Category Electronics
14 days ago in TipTopJob