Formal verification engineer
KarnatakaMediaTek
...in Electrical Engineering or Computer Science, or equivalent practical experience. 3-10 years of experience with formal verification ASIC design. Experience writing formal properties using System Verilog Assertions (SVA). Experience with EDA tools (e.g., Jasper Gold, Questa [...]
Category IT & Telecommunications