Formal verification engineer - cadence jaspergold
BangaloreMaimsD Technology
...IP-level formal verification2. Property checking and proof convergence3. Equivalence checking and protocol verification- Analyze, debug, and resolve failing properties, including deep analysis using trace, trigger, and counterexample debugging- Work closely with RTL designers to improve design quality and [...]
Category IT & Telecommunications