Physical design bareilly jobs in Punjab 1 -2 of 2 (0.019s)

Principal rtl integration engineer - high-speed soc \/ chiplets

LudhianaFaststream Technologies

...analog/Ser Des, firmware, and physical design teams in a fast-moving, execution-focused environment. Key Responsibilities Integrate complex RTL subsystems and IPs into So C / chiplet top level Work with high-speed interfaces: PCIe (Gen4/5/6) Ethernet (XXX G / XXX G / XXX G multi-rate) DDR4 / DDR5 Integrate third-party IPs [...]

Category IT & Telecommunications

3 days ago in Labor24

Principal physical design engineer -high speed memory interface

PunjabFaststream Technologies

...are looking for experienced Physical Design Engineers with strong expertise in high-speed, ultra-wide memory interface implementation. The role involves planning, floorplanning, timing closure, and simultaneous read/write optimization for large-scale SRAM-based memory subsystems used in next-generation high-performance compute [...]

Category Education, Training, & Library / Sector Graphics, Creativity and Design

3 days ago in Labor24

Physical design bareilly jobs in Punjab 1 -2 of 2 (0.019s)

Principal rtl integration engineer - high-speed soc \/ chiplets

Principal physical design engineer -high speed memory interface

Get the latest job by email